This is probably a FAQ, but.... if I create some schematics in gschem with lots of 74HC logic, can gnetlist produce a simulatable verilog output for the ckt? Thanks -Dan