[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: gEDA-user: gschem verilog in-out ?

To: geda-user@seul.org
Subject: Re: gEDA-user: gschem verilog in-out ?
From: Ales Hvezda <ahvezda@seul.org>
Date: Thu, 11 Jul 2002 23:12:32 -0400
Delivered-To: archiver@seul.org
Delivered-To: geda-user-outgoing@seul.org
Delivered-To: geda-user@seul.org
Delivery-Date: Thu, 11 Jul 2002 23:12:38 -0400
In-reply-to: Your message of "Wed, 10 Jul 2002 20:11:36 CDT." <20020710201040.E36823-100000@web.cs.ndsu.nodak.edu> ------
Reply-To: geda-user@seul.org
Sender: owner-geda-user@seul.org



>I was curious to know if gschem will read verilog netlists (structural
>verilog with cells instantiated).

	
	gschem does not read in verilog netlists.  Though, I'm curious,
how many people would use such a capability?  To read in various netlists
and create schematics from them (I assume that is what the original
author is asking for?); which btw, I imagine is not an easy thing to do.

								-Ales

Follow-Ups:
- Re: gEDA-user: gschem verilog in-out ?
  - From: John Griessen <john_g@cibolo.com>

References:
- gEDA-user: gschem verilog in-out ?
  - From: "Robbie (Rohit) Nadig" <nadig@web.cs.ndsu.nodak.edu>

Prev by Date: Re: gEDA-user: mixed 5.0/3.3/1.8 V designs?
Next by Date: Re: gEDA-user: Hello, new to list and mouse cursor question :-)
Prev by thread: gEDA-user: gschem verilog in-out ?
Next by thread: Re: gEDA-user: gschem verilog in-out ?
Index(es):
- Date
- Thread