[Author Prev][Author Next][Thread Prev][Thread Next][Author Index][Thread Index]
gEDA-user: adding buried vias for PCB
- To: geda-user@xxxxxxxx
- Subject: gEDA-user: adding buried vias for PCB
- From: Amr Bayoumi <amr.bayoumi@xxxxxxxxx>
- Date: Tue, 7 Mar 2006 00:55:27 -0800 (PST)
- Delivered-to: archiver@seul.org
- Delivered-to: geda-user-outgoing@seul.org
- Delivered-to: geda-user@seul.org
- Delivery-date: Tue, 07 Mar 2006 03:55:57 -0500
- Domainkey-signature: a=rsa-sha1; q=dns; c=nofws; s=s1024; d=yahoo.com; h=Message-ID:Received:Date:From:Subject:To:In-Reply-To:MIME-Version:Content-Type:Content-Transfer-Encoding; b=3l6NzOgdTvVCmohL3h/+EMbZerVgTgBhc8wF+B8S+fqfmKa2Vhyk5URorAx7vwbNcNekniKMeJioWv8L9aCSE8GIZxI7b01azDZKWvK70t+lJCmzlmMVUKeOgH6B05W4jQ1tF/fcgXjwu8KLn9C1krfBNXM6YCPwA9t25Qs2TeQ= ;
- In-reply-to: <200603070759.22099.peter@peter-b.co.uk>
- Reply-to: geda-user@xxxxxxxx
- Sender: owner-geda-user@xxxxxxxx
Hi
I have sent before asking about buried vias, and I got several suggessions (thanks!)
Can I suggest to put this as item for improvement. I think this is one of the features that is typically found in large EDA tools such as expedition.
I am not yet familiar with source code organization, but if someone gives me leads on where to make modifications, I will be glad to help
My application is PC motherboards, and I am worried about routing density, or running into last minute challenges with vias runnung thru top-to-bottom layers affecting routing density
Best Regards
Amr Bayoumi
Yahoo! Mail
Bring photos to life! New PhotoMail makes sharing a breeze.