[Author Prev][Author Next][Thread Prev][Thread Next][Author Index][Thread Index]

Re: gEDA-user: Copper-free area in footprint



John Luciani wrote:
On Mon, May 3, 2010 at 12:49 PM, Tamas Szabo <sza2king@xxxxxxxxxxx> wrote:
John Luciani wrote:
On Mon, May 3, 2010 at 12:12 PM, Tamas Szabo <sza2king@xxxxxxxxxxx> wrote:
My best idea is, that I do it by pads which have a zero width and a
specified clearance. Unfortunately, those will have a rounded corner, so
rectangular corner seems impossible (I can reduce the radius, if I make
it
from more pieces, but it never will be zero).
A zero width pad may fail the DRC. Being able to specify keepouts
would be a welcome addition to the footprint file format.

I use the silkscreen to provide keepout hints. Not ideal but it works.

(* jcl *)

Thanks, could you show me an example?


The two that I can think of right now are --

CON_USB_MINI_B__Molex_67503-1020 at
http://www.luciani.org/geda/pcb/footprints-gif/Connector-gif.html
IIRC the hashed area is a keepout (at least it has been all of
my designs ;)

For ANT_FOLDED_DIPOLE__Chipcon_2500
http://www.luciani.org/geda/pcb/footprints-gif/misc-gif.html
The keepout is indicated by a single line.

Just layout hints nothing fancy.

(* jcl *)

Ok, I see now. I also plan to indicate the must-keep-free area on the silk.

So unfortunately it seems that there is no any technique which avoid things like copper-pour to fill those areas:-(

By the way, thanks for your help and also the lots of footprints you share with us continuously:-)

/sza2


_______________________________________________
geda-user mailing list
geda-user@xxxxxxxxxxxxxx
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user