[Author Prev][Author Next][Thread Prev][Thread Next][Author Index][Thread Index]
Re: gEDA-user: Linear voltregs: Symbol bugs or features?
> We have talked about this at Free Dog.
I wish I could free up time to get to those. An hour drive each way,
right in the middle of my "working day" :-P
> intelligent slotting of parts. The first instantiation of a slotted
> part should also carry the power/ground pins. The remaining
> instantiations of the slotted part would then only carry the signal
> pins. This requires some mods to the gschem code.
How about this: For some chip U5 (example) you'd name the gates U5/1
through U5/6 and the symbol has some form of conditional that enables
extra pins for the /1 variant. If you don't use the /n variant, you
get a rectangle with all the gates in it.
I think the easiest way to implement this is to have three symbols;
the U5 symbol, the U5/1 symbol, and the U5/n symbol which is used for
n>1. I.e.: 7404.sym, 7404.1.sym, and 7404.n.sym. Once loaded, of
course, the power pins stay with the same gate, even if it changes /n
numbers (i.e. gate swaps).
The netlisters would need to know how to strip off the /n part but
everything should go smoothly after that.
Just random thoughts. I usually make my own symbols anyway ;-)