Re: gEDA-user: silk exclusion (was [pcb] MinMaskGap action )

[bumpelo <bumpelo@xxxxxxxxxxx>]

> I cleaned up all my footprints so there are no ElementLines on the 
> pads, and put the refdes's in good locations, but on a tight board you 
> usually just have to turn-off the refedes, when it barely clips the 
> pad or mask openings.  It'd be great if PCB would clip these things to 
> guarantee clear pads.


It used to do that - quite a few features of pcb have been lost since 
the GUI changes were made (a number of features have been added too, to 
be fair). I believe that because some board fab houses refuse to apply 
rs274x erasures to silk layers, the silk clipping was intentionally 
removed. Of course some fab houses refuse to apply erasures to copper 
layers too, but we haven't gutted that - it's just too darn useful.

Many of the contributed pcb library elements had silk explicitly 
crossing the mask clearance, a big no-no. A lot of them have been 
cleaned up, but I still urge cautious checking of library elements 
before use.

I am currently working on a proper polygon clipper which can be used to 
clip the silk without erasing. So this will likely by a feature restored 
in a month or so.

h.




_______________________________________________
geda-user mailing list
geda-user@xxxxxxxxxxxxxx
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user