[Author Prev][Author Next][Thread Prev][Thread Next][Author Index][Thread Index]

gEDA-user: Outline generation in PCB

To: geda-user@xxxxxxxx
Subject: gEDA-user: Outline generation in PCB
From: Karel Kulhavy <clock@xxxxxxxxxxxxx>
Date: Sun, 9 Apr 2006 19:53:30 +0200
Delivered-to: archiver@seul.org
Delivered-to: geda-user-outgoing@seul.org
Delivered-to: geda-user@seul.org
Delivery-date: Sun, 09 Apr 2006 13:54:07 -0400
Reply-to: geda-user@xxxxxxxx
Sender: owner-geda-user@xxxxxxxx
User-agent: Mutt/1.5.11

If you name a layer "outline" in PCB then this is recognized as an outline
and put into the fabrication drawing.

However a file called group4 is generated. Suggestion: either
1) let the vias are removed from this file and the file called outline
instead of group4, or
2) let this file is not generated at all.

CL<

Prev by Author: gEDA-user: Polygon clearance for pairs in PCB
Next by Author: Re: gEDA-user: Polygon clearance for pairs in PCB
Previous by thread: Re: gEDA-user: djboxsym - yet another symbol creator
Next by thread: gEDA-user: Using other PCB Elements library
Index(es):
- Author
- Thread