[Author Prev][Author Next][Thread Prev][Thread Next][Author Index][Thread Index]

Re: gEDA-user: OT Verilog syntax question



On 08/03/2010 12:16 PM, Patrick Doyle wrote:

wire [9:0] tmp = $rtoi(whatever);

Regardless, I'm getting the impression that there is no simple way to
cast an integer expression to a bit vector.  I wonder why I thought
there was... probably was just wishful thinking.

verilog originated to describe wire and logic gates, so wire is a primitive
data type and as simple as it gets from the verilog viewpoint.

John


_______________________________________________
geda-user mailing list
geda-user@xxxxxxxxxxxxxx
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user