[Author Prev][Author Next][Thread Prev][Thread Next][Author Index][Thread Index]

gEDA-user: Mask clearences on vias

To: gEDA <geda-user@xxxxxxxxxxxxxx>
Subject: gEDA-user: Mask clearences on vias
From: "Harold D. Skank" <skank54@xxxxxxxxx>
Date: Tue, 19 Dec 2006 19:02:03 -0600
Delivered-to: archiver@seul.org
Delivered-to: geda-user@moria.seul.org
Delivery-date: Tue, 19 Dec 2006 20:02:37 -0500
List-archive: <http://www.seul.org/pipermail/geda-user>
List-help: <mailto:geda-user-request@moria.seul.org?subject=help>
List-id: gEDA user mailing list <geda-user.moria.seul.org>
List-post: <mailto:geda-user@moria.seul.org>
List-subscribe: <http://www.seul.org/cgi-bin/mailman/listinfo/geda-user>, <mailto:geda-user-request@moria.seul.org?subject=subscribe>
List-unsubscribe: <http://www.seul.org/cgi-bin/mailman/listinfo/geda-user>, <mailto:geda-user-request@moria.seul.org?subject=unsubscribe>
Reply-to: gEDA user mailing list <geda-user@xxxxxxxxxxxxxx>
Sender: geda-user-bounces@xxxxxxxxxxxxxx

People,

I'm running the 20060907 release of the gEDA tools.  I'm getting
complaints from board houses that the vias placed on the board (either
auto or manual) have no solder mask clearance (i.e. the vias and the
mask diameters are the same).

I realize that I can modify this situation by manually editing the *.pcb
file, however I suspect there is a simpler solution.  Can you clue me
in?

	Harold Skank



_______________________________________________
geda-user mailing list
geda-user@xxxxxxxxxxxxxx
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user

Follow-Ups:
- Re: gEDA-user: Mask clearences on vias
  - From: DJ Delorie
- Re: gEDA-user: Mask clearences on vias
  - From: Stuart Brorson

Prev by Author: gEDA-user: PCB problem - bug?
Next by Author: Re: gEDA-user: Mask clearences on vias
Previous by thread: Re: gEDA-user: How to have two installations of PCB at once
Next by thread: Re: gEDA-user: Mask clearences on vias
Index(es):
- Author
- Thread