[Author Prev][Author Next][Thread Prev][Thread Next][Author Index][Thread Index]

gEDA-user: Skip DRC on "outline" layer



   I am using an outline layer in PCB. It complains of DRC violations when
   the outline is too close to vias. Is it possible to get it to skip DRC
   on these?

_______________________________________________
geda-user mailing list
geda-user@xxxxxxxxxxxxxx
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user