[Author Prev][Author Next][Thread Prev][Thread Next][Author Index][Thread Index]

gEDA-user: Pin/pad snap behavior

To: gEDA user mailing list <geda-user@xxxxxxxxxxxxxx>
Subject: gEDA-user: Pin/pad snap behavior
From: epswint <epswint@xxxxxxxxxxx>
Date: Sat, 10 May 2008 16:01:27 -0400
Delivered-to: archiver@xxxxxxxx
Delivered-to: geda-user@xxxxxxxxxxxxxx
Delivery-date: Sat, 10 May 2008 16:15:28 -0400
List-archive: <http://www.seul.org/pipermail/geda-user>
List-help: <mailto:geda-user-request@moria.seul.org?subject=help>
List-id: gEDA user mailing list <geda-user.moria.seul.org>
List-post: <mailto:geda-user@moria.seul.org>
List-subscribe: <http://www.seul.org/cgi-bin/mailman/listinfo/geda-user>, <mailto:geda-user-request@moria.seul.org?subject=subscribe>
List-unsubscribe: <http://www.seul.org/cgi-bin/mailman/listinfo/geda-user>, <mailto:geda-user-request@moria.seul.org?subject=unsubscribe>
Reply-to: gEDA user mailing list <geda-user@xxxxxxxxxxxxxx>
Sender: geda-user-bounces@xxxxxxxxxxxxxx
User-agent: Thunderbird 2.0.0.12 (X11/20080226)

I've been routing my first real board with PCB and I've encountered two 
minor wishes/questions with regards to snapping:
Is it the correct/desired behavior for PCB to not snap to pins or pads 
of locked objects? 
Is there a way to *not* snap to pads which are not on the active layer? 

PCB compiled on 20080202.

Regards,
Ethan


_______________________________________________
geda-user mailing list
geda-user@xxxxxxxxxxxxxx
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user

Prev by Author: Re: gEDA-user: Mixed signal plane tie-in
Next by Author: gEDA-user: Segfault condition on PCB (fresh from CVS)
Previous by thread: Re: gEDA-user: Metal Core Protype Boards?
Next by thread: gEDA-user: A Verilog AMS program to try
Index(es):
- Author
- Thread