Re: gEDA-user: Back Annotation

[Bert Timmerman <bert.timmerman@xxxxxxxxx>]

Hi Peter,

On Mon, 2008-11-10 at 11:48 +0000, Peter Clifton wrote:

> I ended up cheating when I needed to do this for some big hierarchical
> designs. (The board assembler wanted re-ordered refdes on the boards.)
> 
> I used pcb's renumber feature (which writes out a file of the things it
> renumbered).
> 
> I then hacked gnetlist to read said file, and introduced a mapping step.
> gnetlist output then matches what the board expects. Downside.. this
> isn't annotated onto the schematics yet. It would be almost impossible,
> without flattening the schematics, or copy-pasting a new schematic for
> each instance.
> 
> For debugging, I just refer to my "logic-board.map" file, and use it as
> a key to get between the schematics refdes and the board refdes.
> 
> Another way I cut this (needed when I wanted to un-renumber the board
> afterwards) was teaching PCB to read a similar mapping file.
> 
> As the PCB file is loaded off disk, the elements were renamed according
> to the mapping. (Saving saves the renamed elements).
> 
> If anyone is interested in either of these hack-arounds, I'll post the
> two patches here. Neither was particularly large, and they have both got
> me out of a holes with my design.
> 

Maybe you can put your hack-arounds on geda-symbols.org :)

Kind regards,

Bert Timmerman.



_______________________________________________
geda-user mailing list
geda-user@xxxxxxxxxxxxxx
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user