[Author Prev][Author Next][Thread Prev][Thread Next][Author Index][Thread Index]

Re: gEDA-user: Color silk layers in pcb

To: gEDA user mailing list <geda-user@xxxxxxxxxxxxxx>
Subject: Re: gEDA-user: Color silk layers in pcb
From: Pawel Kusmierski <drab.odr@xxxxxxxxx>
Date: Sat, 4 Sep 2010 23:29:39 +0200
Delivered-to: archiver@xxxxxxxx
Delivered-to: geda-user@xxxxxxxxxxxxxx
Delivery-date: Sat, 04 Sep 2010 17:29:49 -0400
Dkim-signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=gamma; h=domainkey-signature:mime-version:received:received:in-reply-to :references:date:message-id:subject:from:to:content-type; bh=hdsgd+Aqe/Hyyzz42q+hGtttJAtx8Rol1nqFyodPfxY=; b=HIKoa/J3QaK6TGVSqeb68i3tlizp/twvph0so3HuA9YqKtdrydT4fjivf1b8OOgpQo VxxdZFwVLzUcYF8gcScOx63P/y3hae86DV85/7PwMj97v01YzWvE5ycYnZPcmbXFFSqn FmOjFqrLt5n5UEFynZupfzeHK3Wkw5EOLTwMo=
Domainkey-signature: a=rsa-sha1; c=nofws; d=gmail.com; s=gamma; h=mime-version:in-reply-to:references:date:message-id:subject:from:to :content-type; b=ZEN2dHQ+hG8e7dVORpGlJwYY2//AwSa2jnPvet8mh0xd1paXn10LeU1Zt8HzdZVB05 1M1PBgNbX13qoZ/pG8rFyxVOTWorP+zZUBBk1ZIDz9n4S71fvP8bx3UfcwZhuJLYIOWc SUiHAl4BkC3aDRqsaCVgQeU4+qsHoCGUCPWXI=
In-reply-to: <AANLkTimJWEGYAkKdbH8Nw8C9a+v1BjQw3MNVxdsYH3mO@xxxxxxxxxxxxxx>
List-archive: <http://www.seul.org/pipermail/geda-user>
List-help: <mailto:geda-user-request@moria.seul.org?subject=help>
List-id: gEDA user mailing list <geda-user.moria.seul.org>
List-post: <mailto:geda-user@moria.seul.org>
List-subscribe: <http://www.seul.org/cgi-bin/mailman/listinfo/geda-user>, <mailto:geda-user-request@moria.seul.org?subject=subscribe>
List-unsubscribe: <http://www.seul.org/cgi-bin/mailman/options/geda-user>, <mailto:geda-user-request@moria.seul.org?subject=unsubscribe>
References: <AANLkTimRSQzjTn+wawzQcVPw7Uvh8q=qLFsC4WyyJ8Q8@xxxxxxxxxxxxxx> <1283514662.2463.10.camel@xxxxxxxxxxxxxxxxx> <AANLkTimJWEGYAkKdbH8Nw8C9a+v1BjQw3MNVxdsYH3mO@xxxxxxxxxxxxxx>
Reply-to: gEDA user mailing list <geda-user@xxxxxxxxxxxxxx>
Sender: geda-user-bounces@xxxxxxxxxxxxxx

On Sat, Sep 4, 2010 at 1:24 PM, Ineiev <ineiev@xxxxxxxxx> wrote:
> Probably this patch may be used as a workaround.
>
> Put your non-copper layer into a distinct layer group
> (File->Preferences->Layers, Groups Tab), add to the layer an attribute
> named "PCB::skip-drc" (Edit->Edit attributes of->Current Layer),
> and PCB should skip the layer during DRC and connections lookup.

Ineiev, thanks for the patch, it applied fine. However, I'm unable to find the
(Edit->Edit attributes of->Current Layer). Is it placed somewhere else,
or can I manually edit the .pcb file for the same result?
I'm using pcb source tree from git, version 1.99z.
I haven't found anything on editing layer attributes around google.
Is there any place (apart from the source code) with some info
on other possible values?

Kind regards,
-- 
Pawel Kusmierski

_______________________________________________
geda-user mailing list
geda-user@xxxxxxxxxxxxxx
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user

Follow-Ups:
- Re: gEDA-user: Color silk layers in pcb
  - From: DJ Delorie

References:
- gEDA-user: Color silk layers in pcb
  - From: Pawel Kusmierski
- Re: gEDA-user: Color silk layers in pcb
  - From: Stefan Salewski
- Re: gEDA-user: Color silk layers in pcb
  - From: Ineiev

Prev by Author: Re: gEDA-user: Color silk layers in pcb
Next by Author: Re: gEDA-user: Color silk layers in pcb
Previous by thread: Re: gEDA-user: Color silk layers in pcb
Next by thread: Re: gEDA-user: Color silk layers in pcb
Index(es):
- Author
- Thread