[Author Prev][Author Next][Thread Prev][Thread Next][Author Index][Thread Index]
Re: gEDA-user: iVerilog -tfpga: if-else errors?
Mike Butts wrote:
Hi Stephen, thanks for the super quick reply. I filed the bug report a
few days ago, when I posted to geda-user without realizing I had to join
first (duh). I hope the fix is in your latest 20030810 snapshot. I'm
*delighted* to see you've added -parch=lpm, that's precisely the mode
I'm looking for. I'll try building it on Linux, that's actually my
preferred environment.
The fix is indeed in the 20030810 snapshot.
And there's been a lot of noise wrt the need for a LPM mode,
but since I only have Xilinx back end software, I've been mostly
motivated to get Xilinx stuff working.
I suspect the LPM family will be of use to Altera/Atmel/Lattice
users, as I suspect they all have the means to import LPM based
designs. N'est pas?
--
Steve Williams "The woods are lovely, dark and deep.
steve at icarus.com But I have promises to keep,
http://www.icarus.com and lines to code before I sleep,
http://www.picturel.com And lines to code before I sleep."