[Author Prev][Author Next][Thread Prev][Thread Next][Author Index][Thread Index]

Re: gEDA-user: FYI [Fwd: [Balloon] Balloon 4]

al davis wrote:

>> Graphics information would be lost during the process.

> Yes .. you missed something.  Verilog has a structural part too, 
> which is well documented, has a published standard, and 
> completely adequate for this.

Hmm, "structural" in the context of verilog always seemed to mean
"description by gates" rather than "description by behavior". That 
is, you are still stuck with expressions like 
	(a NAND NOT b) AND (b OR c)  
But no geometry information on where to put the gates in a schematic

Maybe we just misunderstand each other.
Kai-Martin Knaak
Email: kmk@xxxxxxxxxxxxxxx
Ãffentlicher PGP-SchlÃssel:

geda-user mailing list