On 1 May 2007, at 11:15:09 AM, Stephen Williams wrote:
You are right. I have a proclivity for biting (or unnecessarily incendiary) generalities, and my lack of credentials tends to render them futile anyhow. I'll try to minimize those in the future. In any case, I suppose I directed my "wrath" at the wrong subject. I still maintain that Verilog *seems* to have many constraints that have arisen solely for the purpose of easing tool development rather than logic design.
What exactly do you mean by "localized within a module instance"? As I see it now, cycles are not possible unless maybe through some mechanism like generate, but all such cycles, including the more general ones possible with my suggestion seem quite avoidable and easily detected unless we have a "dormant" generate branch that is necessarily poorly written.
However, two can play at this game! ===> :-P |
_______________________________________________ geda-user mailing list geda-user@moria.seul.org http://www.seul.org/cgi-bin/mailman/listinfo/geda-user