[Author Prev][Author Next][Thread Prev][Thread Next][Author Index][Thread Index]

Re: gEDA-user: pcb gtk: Toggle buttons for route styles?



On Fri, Sep 2, 2011 at 12:04 PM, Peter Clifton <pcjc2@xxxxxxxxx> wrote:
> On Thu, 2011-09-01 at 20:26 -0700, Russell Dill wrote:
>> >> Throwing out a crazy idea.. in word-processors etc.., "styles" are found
>> >> in a drop-down combo-box. I know that doesn't fit so well with where we
>> >> have space for the route-style selector, but just a crazy though.
>> >>
>> >
>> > One day, when we support an unlimited number of route styles. ;)
>> >
>>
>> Yes, 4 hardly seems like enough. Especially since many designs require
>> a different trace width based on the layer for the same signal.
>
> For impedance reasons?
>
> I was also aware that you could also have different requirements for
> current carrying capacity - if different layers used different copper
> weights.
>
> There are also different DRC rules on certain objects on inner layers
> for some fabs IIRC.
>
> Perhaps this ought the be encompassed in a "smart" route-style which has
> different settings for different layers. That would make assigning one
> route-style to one net much more practical. You (and the auto-router)
> wouldn't have to switch styles when switching layers etc..

Yes, for impedance reasons. Given the current state, I don't think its
smart to do an all in one go solution for everybody, but instead do
incremental improvements.

I think the first step might be something like what kmk is suggesting,
allowing a more dynamic set of layers, and then extending that to
allow a route style to be broken up per layer. And at some later stage
tying route styles to net attributes or sets of nets.

While impedance matching is becoming more important, lack of per layer
DRC is probably something that is probably more likely to bite people.
But for me at least, its going to be a real pain to keep track of per
layer trace widths and minimum spacing for different net types.
Suppose I'll make a script that does a check to see if the trace
widths in a given PCB match some set of rules.


_______________________________________________
geda-user mailing list
geda-user@xxxxxxxxxxxxxx
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user