[Author Prev][Author Next][Thread Prev][Thread Next][Author Index][Thread Index]

Re: gEDA-user: VeriWell now on SourceForge

To: geda-user@xxxxxxxx
Subject: Re: gEDA-user: VeriWell now on SourceForge
From: Hagen Sankowski <hsank@xxxxxxxxxxxxxxxxxxxx>
Date: Tue, 27 Sep 2005 15:40:06 +0000
Delivered-to: archiver@seul.org
Delivered-to: geda-user-outgoing@seul.org
Delivered-to: geda-user@seul.org
Delivery-date: Tue, 27 Sep 2005 11:39:34 -0400
In-reply-to: <20050927080845.GA11614@kestrel.twibright.com> (from clock@twibright.com on Tue Sep 27 10:08:45 2005)
References: <433873F2.7020801@cyconix.com> <9558deec05092623174353fb1e@mail.gmail.com> <20050927080845.GA11614@kestrel.twibright.com>
Reply-to: geda-user@xxxxxxxx
Sender: owner-geda-user@xxxxxxxx

Hello Karel.

Am 27.09.2005 10:08:45 schrieb(en) Karel Kulhavy:

> What is better, Verilog or VHDL?

There's no answer. Verilog belongs more to real hardware stuff, VHDL belongs more to behavioral simulation stuff. Both HDL have it pros and cons. 

Doesn't we talk this week about the open weekend in Prague? Send me an invitation and I'll held a quite funny lecture about that topic out of my 8 years of experience...

Regards,
-- 
Hagen Sankowski              Email: hsank@xxxxxxxxxxxxxxxxxxxx

Follow-Ups:
- Re: gEDA-user: VeriWell now on SourceForge
  - From: Karel Kulhavy

References:
- gEDA-user: VeriWell now on SourceForge
  - From: Evan Lavelle
- Re: gEDA-user: VeriWell now on SourceForge
  - From: Samuel A. Falvo II
- Re: gEDA-user: VeriWell now on SourceForge
  - From: Karel Kulhavy

Prev by Author: gEDA-user: Re: specifying an arbitrary function as ac source
Next by Author: Re: gEDA-user: VeriWell now on SourceForge
Previous by thread: Re: gEDA-user: VeriWell now on SourceForge
Next by thread: Re: gEDA-user: VeriWell now on SourceForge
Index(es):
- Author
- Thread