[Author Prev][Author Next][Thread Prev][Thread Next][Author Index][Thread Index]
Re: gEDA-user: Insufficient clearance of pad inside polygon
> Wouldn't you like to know the moment you short two nets rather then at
> some later point that two nets are shorted?
In theory, pcb already has that kind of thing. It won't let you
connect two traces that are from different netlists if you check that
option.
However, you are allowed to change the DRC parameters after you design
the board. Say, if you change fab houses to save costs.